In conjunction with the development of a Beam Size Monitor (BSM) for the Final Focus Test Beam (FFTB) at SLAC, we have built a general purpose timing device with capabilities useful for many different applications.
INTRODUCTION
One of the requirements for the Final Focus Test Beam (FFTB) is the measurement of the beam size at the Final Focus. A method for doing this to submicron accurac) requires very accurate timing (fraction of nanoseconds) of long (hundreds of microseconds) time intervals. In order to measure this time interval, we chose a method which has very good linearity and a large dynamic range; i.e., the use of a high-frequency oscillat.or with a counter (Ref. 1). The resolution obtained by this method is proportional to the oscillat.or frequency (20 ns for 50 MHz). To obtain the high resolution required, we further subdivide the clock period with an analog time t.o amplit.ude converter, read by an 8-bit flash ADC.
The combination of a clock counter plus vernier has the linear dynamic range of the counting method and the high accuracy of the analog method for a short range interval (less than 100 ns) (Ref. 2).
PRINCIPLE
OF OPERATION The principle of operation and a simplified block diagram of the Master Timing and TOF module are presented in Fig. 1 . As shown in the block diagram, it consists of two separate sections, the Time Master and the Time of Flight (TOF). The circuits described in this section have been designed using predominantly ECL 10 KH components to achieve good timing resolution and minimize propagat.ion delay. This circuit generates an arbitrary pattern of pulses on 16 different channels (up to 256 It consists of a 24-bit synchronous counter (binary) wit I! a free running clock. The output of this counter is converted to Gray Code to minimize the transition errors to &l/2 least count. The resulting Gray Code is followed by a 24-bit word comparator. Pattern generation data (in Gray Code) are written in consecutive locations of a 24-bit x 32 K (15 bit) pattern memory (PAT MEM) via a PC. The content of this memory is then converted from TTL to ECL through a 24-bit TTL-ECL latch and is fed to the word comparator. The initialization and start of the pattern generation is by a start command from the keyboard, or by an external pulse. When a word is recognized, a pulse is generated and sent to a 19bit memory address register (MEM ADD) and triggers an 8-bit programmable delay unit (Time hlaster Vernier). The MEM ADD is incremented each time a word is compared. The delay data for each pulse is loaded to an 8 x 32 K memory (VER MEM) via a PC. The full scale setting of the time vernier (programmable delay, AD 9500) is equal to the clock period. Output of the programmable delay unit is sent to a l-to-16 decoder. which is addressed by an 8 x 32 K channel identification memor! (CHID MEhl). Output pulses are available either in Kl\l or TTL levels. The minimum pulse separation between two successive pulses is 140 ns, limit.ed by the dead time of the circuit.
Time of Fligllt (TOF)
As is shown in the Fig. 1 block diagram, TOF accepts 16 different timing pulses (up to 256), and assigns to each timing pulse a channel identification number and time information. The time information is expressed in a 24-bit Gray Code, thus limit.ing the transition errors to & I/2 least count while latching data from a running clock. The rationale of using a Gray Code and details of its generation are given in Ref. 1 . The time data and channel identification data are stored in a 24 x 32 K TOF time memor> (TOF TIME MEM) and TOF channel identification memory (TOF CHID MEM) respectively. We use a time vernier circuit to measure the fraction of clock period between a timing pulse and the following clock pulse plus one. This circuit consists of a time-to-amplitude converter and an 8-bit high-speed Flash ADC (AD 9012, 10 ns conversion time, l/Zbit LSB linearity). The digitized data are stored in the TOF Vernier memory (TOF VER MEhl). The data stored in the memory are accessed via a PC.
Prototype Board A wire wrapped prototype of the Master Timing and TOF module was constructed, and consists of two boards: a Fast Bus size board to accommodate 165 IC's, and a small size board for TOF Vernier. In order to ensure optimum performance, basic high-frequency design rules were used around ECL IOKH components, and especially for the TOF Vernier circuit that uses an AD9012 Flash ADC. See Fig. 2 . The circuit has been tested using the Time Master part and an external pulse generator. Fig. 3(a) shows the pulse separation distribution between two channels in clock count units. As expected only one bin is filled. Fig. 3(b) shows the vernier distribution for the same sample; notice that the single channel sigma of the vernier data (~1 = 51 ps) is the combination of fluctuations from the Time Master and from the TOF. The values of Sigma given are the usual; u = d-the least count is 90 ps for all the data presented. In Fig. 3(c) the vernier difference between two channels is histogrammed. In this case we have ~72 = u1 &, because we add two sigmas in quadrature.
Figure 4(a) shows the pulse separation distribution between two channels, using an external pulse generator. We have mainly two bins filled, because the two pulses are randomly distributed with respect to the internal clock. Figure 4 b) shows the vernier difference distribution 6 between two c annels for the same data sample of Fig. 4(a) . There are two different peaks, corresponding to the different pulse separations. the time to a digital number. If we now integrate the vernier distribution with respect to the variable vernier "v," using (l), we obtain the relation between the time and the vernier value "v" according to the following formulas: " " vernier value "v," the corresponding "true" time is i(v) = I(v)/I(tmzz) , in clock units; with the conditions that i(vmin) = 0 and t(vmaz) = 1. The same non-linearity has been measured by using the Time Master plus a variable delay. The results are shown in Fig. 6 . The two methods give t.he same results, within the errors. The non-linearity can be removed, using the calibration procedure described above. shows the histogram of the time difference between two channels. The resolution is c = 320 ps. Figure 7b shows, for the same data sample, the distribution of the linearized time difference. The resolution in this case is improved greatly with respect to the previous case, u = 90 ps. We are measuring two different pulses so we can estimate the absolute resolution by measuring one pulse as u = 90 ps/fi = 65 ps. The measured resolution is constant within flO% for pulses separating from 300 ns up to 10 ms. , SUMMARY We have developed a stand-alone module interfaced with a PC, with the capability to either generate or accept 1G different timing signals (up to 256), with an accuracy of less than 100 ps in measuring time in the range of 300 ns to 330 ms, at a clock frequency of 50 MHz.
